



Claim 3 (Withdrawn) The configurable parameter estimator recited in claim 1 wherein the first filter and the second filter are a finite impulse response (FIR) that produce an in-phase correction sample and a quadrature-phase correction sample, respectively.

Claim 4 (Withdrawn) The configurable parameter estimator recited in claim 1 wherein the first filter and the second filter have a variable pilot filter length.

Claim 5 (Withdrawn) The configurable parameter estimator recited in Claim 2 further comprising:

a multiplier coupled to the first separator, the multiplier for multiplying a pilot code times the in-phase portion of the code-demodulated sample to create the first pilot demodulated sequence.

Claim 6 (Withdrawn) The configurable parameter estimator recited in Claim 2 further comprising:

a multiplier coupled to the second separator, the multiplier for multiplying a pilot code times a quadrature-phase portion of the code-demodulated sample to create the second pilot demodulated sequence.

Claim 7 (Withdrawn) An electronic device for correcting the phase of a data signal, the electronic device comprising:

a first input for receiving a phase correction signal;

a second input for receiving the data signal; and

a multiplier coupled to the first input and the second input, the multiplier multiplying the phase correction signal with the data signal to produce a phase-corrected data signal.

Claim 8 (Withdrawn) The electronic device recited in Claim 7 further comprising:

an interface coupled to the multiplier, the interface for communicating a real signal corresponding to an m-ary phase.

Claim 9 (Withdrawn) The electronic device recited in Claim 7 further comprising:

a delay device coupled to the first input and the multiplier, the delay device for delaying the data signal.

Claim 10 (Withdrawn) The electronic device recited in Claim 7 further comprising:

a compare circuit coupled to the delay device, a compare circuit for comparing a desired delay with an actual delay, the compare circuit providing a dump enable signal to the delay device.

Claim 11 (Withdrawn) The electronic device recited in Claim 7 wherein the multiplier has complex multiply components for m-ary phase signal components.

Claim 12 (Withdrawn)      A configurable demodulator for demodulating a user code from a received signal, the configurable demodulator comprising:

    a first multiply-logic device for multiplying a first product code with an encoded data signal to produce a first code demodulated chip sequence, the first product code including at least a user code sequence;

    a first accumulator coupled to the first multiply-logic device, the first accumulator summing the first code demodulated chip sequence to produce a first code-demodulated sample;

    a second multiply-logic device for multiplying a second product code with the encoded data signal to produce a second code demodulated chip sequence, the second product code including at least a user code sequence; and

    a second accumulator coupled to the second multiply-logic device, the second accumulator summing the second code demodulated chip sequence to produce a second code-demodulated sample.

Claim 13 (Withdrawn)      The configurable demodulator recited in Claim 12 wherein the first product code includes the user code sequence and an in-phase portion of an extended code sequence, and wherein the second product code includes the user code sequence and a quadrature-phase portion of the extended code sequence.

Claim 14 (Withdrawn)      The configurable demodulator recited in Claim 12 further comprising:

a compare circuit coupled to the first accumulator and the second accumulator, the compare circuit for comparing a desired integration length to a current integration length, the compare circuit providing a dump enable signal to the first accumulator and the second accumulator.

Claim 15 (Withdrawn)      The configurable demodulator recited in Claim 12 wherein the first multiply-logic device and the second multiply-logic device each include complex multiply devices for a complex multiply operation.

Claim 16 (Withdrawn)      The configurable demodulator recited in Claim 12 wherein the first accumulator and the second accumulator each have separate add-logic devices for adding an in-phase portion and a quadrature-phase portion of a signal.

Claim 17 (Withdrawn)      A configurable demodulator for demodulating a traffic channel from a received signal, the configurable demodulator comprising:

a first multiplier for multiplying a traffic code sequence with a first received demodulated sample of the received signal to produce a first demodulated data sequence;

a first accumulator coupled to a first multiply-logic device, a first accumulator summing the first demodulated data chip sequence to produce a first intermediate demodulated output data sample;

a second multiplier for multiplying the traffic code sequence with a second intermediate code demodulated sequence to produce a second intermediate code demodulated sample; and





Claim 25 (Withdrawn)      The configurable digital coherent demodulator system recited in Claim 22 wherein the configurable parameter estimator has a configurable comparator circuit for receiving a configurable accumulator length.

Claim 26 (Withdrawn)      The configurable digital coherent demodulator system recited in Claim 25 wherein the configurable correction device has an input for receiving a configurable delay value.

Claim 27 (Withdrawn)      The configurable digital coherent demodulator system recited in Claim 25 wherein the configurable accumulator length input to the parameter estimator and the configurable delay value input to the correction device are proportional to each other.

Claim 28 (Previously Presented)      A configurable receiver for a CDMA system, the receiver comprising:

an RF/IF stage for receiving an analog signal;

an analog-to-digital (A/D) converter for converting the analog signal to a digital signal;

a chip-matched filter for filtering the digital signal; and

at least one configurable digital coherent demodulator system for feed forward phase correcting the filtered digital signal.





- a) receiving a first code demodulated sample and a second code-demodulated sample, each having an in-phase and a quadrature-phase component;
- b) demodulating the first code demodulated sample and the second code demodulated sample with a pilot code sequence; and
- c) performing an open-loop channel estimate on the first and second code demodulated samples using an open-loop channel estimator.

Claim 33 (Withdrawn) The method recited in Claim 32 further comprising the steps of:

- d) filtering a first signal from the open-loop channel estimator at a first filter; and
- e) filtering a second signal from the open-loop channel estimator at a second filter, wherein the first signal and the second signal represent an error correction signal.

Claim 34 (Withdrawn) The method recited in Claim 32 further comprising the steps of:

- d) receiving a value specifying a variable pilot filter length using the first filter and the second filter.

Claim 35 (Withdrawn) The method recited in Claim 34 further comprising the steps of:

e) dumping a first sample from the first filter and a second sample from the second filter when the variable pilot filter length has been satisfied.

Claim 36 (Withdrawn) The method recited in Claim 32 wherein demodulating step b) further comprises the steps of:

b1) multiplying the first code demodulated sample with the pilot code sequence to create a first intermediate sequence; and

b2) multiplying the second code demodulated sample with the pilot code sequence to create a second intermediate sequence.

Claim 37 (Withdrawn) The method recited in Claim 36 wherein demodulating step b) further comprises- the steps of:

b3) providing an in-phase portion and a quadrature-phase portion of the first intermediate sequence at a first interface;

b4) providing an in-phase portion and a quadrature-phase portion of the second intermediate sequence at a second interface;

b5) adding the in-phase portion of the first intermediate sequence with the quadrature-phase portion of the second intermediate sequence at a first adder; and

b6) subtracting the quadrature-phase portion of the first intermediate sequence from the in-phase portion of the second intermediate sequence at a second adder.

Claim 38 (Withdrawn) A method of correcting the phase of a data signal using a configurable pilot assisted correction device, the method comprising the steps of:

- a) receiving a demodulated output data sample;
- b) receiving a phase correction signal; and
- c) multiplying the demodulated output data sample with the phase correction signal at a multiplier to produce a phase-corrected data signal.

Claim 39 (Withdrawn) The method recited in Claim 38 further comprising the step of:

- d) adding an in-phase portion of the phase-corrected data signal with a quadrature-phase portion of the phase-corrected data signal to produce a real signal.

Claim 40 (Withdrawn) The method recited in Claim 38 further comprising the step of:

- d) delaying the demodulated output data sample at a delay circuit.

Claim 41 (Withdrawn) The method recited in Claim 40 further comprising the step of:

- e) receiving a variable delay value using the pilot assisted correction device, the variable delay proportional to a pilot filter length in a pilot phase parameter estimator.

Claim 42 (Withdrawn)      The method recited in Claim 38 wherein the phase correction signal is a feed forward signal.

Claim 43 (Withdrawn)      A method of demodulating a user code from a received signal using a configurable user-code demodulator, the method comprising the steps of:

- a)      receiving a channel signal at an extended code/long code demodulator;
- b)      multiplying a first product code with an encoded data signal at a first multiply-logic device to produce a first code demodulated chip sequence;
- c)      summing the first code demodulated chip sequence at a first accumulator to produce a first code-demodulated sample;
- d)      multiplying a second product code with the encoded data signal at a second multiply-logic device to produce a second code demodulated chip sequence; and
- e)      summing the second code demodulated chip sequence at a second accumulator to produce a second code demodulated sample.

Claim 44 (Withdrawn)      The method recited in Claim 43 further comprising the steps of:

- f)      receiving the first product code of a user code and an in-phase extended code; and
- g)      receiving the second product code of the user code and a quadrature-phase extended code.



Claim 48 (Withdrawn) A method of demodulating a traffic channel from a received signal at a configurable traffic channel demodulator, the method comprising the steps of:

- a) receiving a first code demodulated sample and a second code demodulated sample;
- b) receiving a traffic code sequence;
- c) multiplying the traffic code sequence with the first code demodulated sample at a first multiplier to produce a first demodulated data sequence;
- d) summing the first demodulated data sequence at a first accumulator to produce a first intermediate output data sample;
- e) multiplying the traffic code with the second code demodulated sample at a second multiplier to produce a second code demodulated sequence; and
- f) summing the second code demodulated sequence at a second accumulator to produce a second intermediate output data sample.

Claim 49 (Withdrawn) The method recited in Claim 48 further comprising the steps of:

- g) adding an in-phase component of the first intermediate output data sample to a quadrature-phase component of the second intermediate output data sample at a first adder to obtain the quadrature-phase demodulated output data sample; and

h) subtracting the in-phase component of the second intermediate output data sample from a quadrature-phase component of the first intermediate output data sample at a second adder to obtain an in-phase demodulated output data sample.

Claim 50 (Withdrawn) The method recited in Claim 48 wherein steps a) and c) further comprise the following steps;

multiplying a first m-ary component of a signal at a first complex multiply component; and

multiplying a second m-ary component of the signal at a second complex multiply device.

Claim 51 (Withdrawn) The method recited in Claim 48 wherein summing steps b) and d) comprise the steps of:

adding a first m-ary component of the signal at a first adder component;

and adding a second m-ary component of the signal at a second adder component.

Claim 52 (Withdrawn) The method recited in Claim 48 further comprising the steps of:

g) receiving a desired integration length value;

h) comparing the desired integration length value to a current integration length at a compare circuit; and







c) filtering the digital signal using a chip-matched filter to obtain a complex channel signal; and

d) processing the complex channel signal using a configurable demodulator system ~~having which performs feed forward phase correction-signal-generated therein.~~

Claim 59 (Original) The method recited in Claim 58 further comprising the step of:

e) demodulating a user code sequence from the complex channel signal to produce code demodulated sample; and

f) communicating the code demodulated sample to a plurality of configurable traffic demodulators.

Claim 60 (Previously Presented) The method recited in Claim 59 further comprising the step of

g) demodulating a traffic code sequence from the code demodulated sample to produce a demodulated output data sample; and

h) communicating the demodulated output data sample to a plurality of configurable pilot assisted correction devices for each of a plurality of multipath channels.

Claim 61 (Presently Amended) The method recited in Claim 58 further comprising the step of:

